

Fig. 1


Microprocessor with BTAC Write Queue

Fig. 2


Microprocessor with BTAC Write Queue

Fig. 3

BTAC Arrays

142




Fig. 4

Target Address Array Entry

32	5	1
target address (TA) <u>402</u>	start <u>404</u>	wrap <u>406</u>

Fig. 5

Tag Array Entry

20	1	1	3
tag <u>502</u>	A valid <u>504</u>	B valid <u>506</u>	Iru <u>508</u>

Fig. 6

Counter Array Entry

2	2	1
prediction state A <u>602</u>	prediction state B <u>604</u>	A/B Iru <u>606</u>

Fig. 7

BTAC Write Request

32	32	5	1	1	1	1	1	4
branch instr'addr <u>702</u>	target address (TA) <u>706</u>	start <u>708</u>	wrap <u>712</u>	we-A <u>714</u>	we-B <u>716</u>	inv-A <u>718</u>	inv-B <u>722</u>	way <u>724</u>

Fig. 8

BTAC Write Queue

144




Fig. 9


BTAC Write Queue Operation

Fig. 10


Redundant Target Address Invalidation Logic

Fig. 11


Redundant Target Address Invalidiation Operation

Fig. 12


Deadlock Resolution Apparatus

Fig. 13

Deadlock Resolution Apparatus Operation